Course Content

Other Courses

Tribhuvan university BIT BIT Curriculum Digital Logic Old Questions 2080

Digital Logic - Old Questions

Question Answer Details
Syllabus Notes Old Questions Unit Wise Questions Question Bank

3. Define parallel counter. Design MOD-12 synchronous up counter along with state diagram, timing sequence, and timing diagram. [2+8]

10 marks
Asked in 2080

Answer

Back to Question Paper
AI Generated Answer

AI is thinking...